Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals

Jian-Feng Liu; Lei Zhao; Jia-Jun Qin; Yun-Fan Yang; Li Yu; Yu Liang; Shu-Bin Liu; Qi An

doi:10.1088/1674-1137/40/11/116103

Chinese Physics C> 2016, Vol. 40> Issue(11) : 116103 DOI: 10.1088/1674-1137/40/11/116103

Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals

Jian-Feng Liu ^1,2 ,
Lei Zhao ^1,2,, ,
Jia-Jun Qin ^1,2 ,
Yun-Fan Yang ^1,2 ,
Li Yu ^1,2 ,
Yu Liang ^1,2 ,
Shu-Bin Liu ^1,2 ,
Qi An ^1,2

1.
State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China
2.
Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China

Abstract
HTML
Reference
Related

PDF

Abstract：
High precision and large dynamic range measurement are required in the readout systems for the Water Cherenkov Detector Array (WCDA) in the Large High Altitude Air Shower Observatory (LHAASO). This paper presents a prototype of a 12-bit 40 MSPS Analog-to-Digital Converter (ADC) Application Specific Integrated Circuit (ASIC) designed for the readout of the LHAASO WCDA. Combining this ADC and the front-end ASIC finished in our previous work, high precision charge measurement can be achieved based on the digital peak detection method. This ADC is implemented based on a power-efficient Successive Approximation Register (SAR) architecture, which incorporates key parts such as a Capacitive Digital-to-Analog Converter (CDAC), dynamic comparator and asynchronous SAR control logic. The simulation results indicate that the Effective Number Of Bits (ENOB) with a sampling rate of 40 MSPS is better than 10 bits in an input frequency range below 20 MHz, while its core power consumption is 6.6 mW per channel. The above results are good enough for the readout requirements of the WCDA.
- SAR ADC ,
- asynchronous SAR logic ,
- bootstrapped switch ,
- dynamic comparator ,
- LHAASO ,
- WCDA

References

[1]	Z. Cao (LHAASO Collaboration), Chin. Phys. C (HEP NP), 34(2): 249-252(2010)
[2]	Q. An, Y. X. Bai, X. J. Bi et al Nucl. Instrum. Methods A, 724: 12-19(2013)
[3]	Z. Cao, Nucl. Insturm. Methods. A, 742: 95-98(2014)
[4]	M. Bouchel, F. Dulucq, J. Fleury et al. SPIROC (SiPM Integrated Read-out Chip): Dedicated very front-end electronics for an ILC prototype hadronic calorimeter with SiPM read-out., in Proc. of IEEE Conf. on Nucl. Sci. Sym. Honolulu (2007), p. 1857-1860
[5]	S. C. Di Lorenzo, J. E. Campagne, F. Dulucq et al. PARISROC, a photomultiplier array integrated read out chip, in Proc. of IEEE Conf. on Nucl. Sci. Sym. Orlando (2009), p. 1074-1081
[6]	S. Blin, P. Barrillon, C. de La Taille. MAROC, a generic photomultiplier readout chip, in Proc. of IEEE Conf. on Nucl. Sci. Sym. Knoxville, TN (2010), p. 1690-1693
[7]	G. De Geronimo J. Fried, L. Shaorui et al, IEEE Trans. Nucl. Sci., 60 (3): 2314-2321(2013)
[8]	A. Aspell, M. De Gaspari, H. Franca et al, IEEE Trans. Nucl. Sci., 60(2): 1289-1295(2013)
[9]	E. Atkin, V. Ivanov, P. Ivanov et al, J. Instrum., 10: C04006(2015)
[10]	M. J. Lee, D. N. Brown, J. K. Chang et al J. Instrum., 10: P06007(2015)
[11]	H. Abramowicz, FCAL Collaboration. J. Instrum., 10: P05009(2015)
[12]	E. Delagnes, P. Abbon, Y. Bedfer et al, IEEE Trans. Nucl. Sci., 47(4): 14471453(2000)
[13]	H. Nishino, K. Awai, Y. Hayato et al, Nucl. Instrum. Methods A, 610: 710717(2009)
[14]	A. Comerma, D. Gascon, L. Freixas et al. FlexToT-Current mode ASIC for readout of common cathode SiPM arrays, in Proc. of IEEE Conf. on Nucl. Sci. Sym. Seoul (2013), p. 1-2
[15]	S. Ferry, F. Guilloux, S. Anvar et al, Nucl. Instrum. Methods A, 725: 175178(2013)
[16]	E. Delagnes, Y. Degerli, P. Goret et al, Nucl. Instrum. Methods A, 567: 2126(2006)
[17]	E. Oberla, J. F Genat, H. Grabas et al, Nucl. Instrum. Methods A, 735: 452461(2014)
[18]	S. Ritt, Design and performance of the 6 GHz waveform digitizing chip DRS4, in Proc. of IEEE Conf. on Nucl. Sci. Sym. Dresden (2008), p. 1512-1515.
[19]	L. Tibaldo, J. A. Vandenbroucke, A. M. Albert et al. TARGET: toward a solution for the readout electronics of the Cherenkov Telescope Array, in Proc. of 34th ICRC Hague (2015).
[20]	J. F. Liu, L. Zhao, L. Yu et al, arXiv: 1510. 00778
[21]	M. Firlej, T. Fiutowski, M. Idzik et al, J. Instrum., 10: P11012(2015)
[22]	M. Zeloufi (The ATLAS Collaboration), A 12bits 40 MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout, in Proc. of TWEPP (Lisboa, 2015)
[23]	J. Kuppambatti, J. Ban, T. Andeen et al, J. Instrum., 8: P09008(2013)
[24]	M. Dessouky, A. Kaiser. Electron. Lett., 35 (1): 8-10(1999)
[25]	G. Z. Huang, P. F. Lin, A fast bootstrapped switch for high-speed high-resolution A/D converter, in Proc. of IEEE APCCAS (Kuala Lumpur, 2010), p. 382-385.
[26]	Y. Zhu, C. H Chan, U. F. Chio et al, IEEE J. Solid-ST. Circ., 45 (6): 1111-1121(2010)
[27]	V. Hariprasath, J. Guerber, S-H. Lee et al, Electron. Lett., 46 (9): 620-621(2010)
[28]	G. Van der Plas, B. Verbruggen IEEE J. Solid-ST. Circ., 43 (12): 2631-2640(2008)
[29]	Y. Zhu, C. H. Chan, S. W. Sin et al, IEEE J. Solid-ST. Circ., 47 (11): 2613-2626(2012)
[30]	C. H. Chan, Y. Zhu, U. F. Chio et al. A voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator, in Proc. of ISOCC (Busan, 2009), p. 392-395.
[31]	S.-W. M. Chen R. W. Brodersen. IEEE J. Solid-ST. Circ., 41(12): 2669-2680(2006)
[32]	C. Y. Xue, Y. Wang, F. L. Li et al, An 11-bit 200MS/s SAR ADC IP for wireless communication SOC, in Proc. of ICSICT (Guilin, 2014), p. 1-3
[33]	L. Yuxiao, S. Lu, L Zhe et al, Journal of Semiconductors, 35(4): 045009(2014)
[34]	R. H. Walden. IEEE J. Sel. Areas Commun., 17(4): 539-550(1999)

Access

Get Citation

Jian-Feng Liu, Lei Zhao, Jia-Jun Qin, Yun-Fan Yang, Li Yu, Yu Liang, Shu-Bin Liu and Qi An. Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals[J]. Chinese Physics C, 2016, 40(11): 116103. doi: 10.1088/1674-1137/40/11/116103

RIS(for EndNote,Reference Manager,ProCite)

BibTex

Txt

Milestone

Received: 2016-01-05
Revised: 2016-05-13

Fund

Supported by Knowledge Innovation Program of the Chinese Academy of Sciences (KJCX2-YW-N27), CAS Center for Excellence in Particle Physics (CCEPP)

Article Metric

Article Views(3060)
PDF Downloads(143)
Cited by(0)

Policy on re-use

To reuse of subscription content published by CPC, the users need to request permission from CPC, unless the content was published under an Open Access license which automatically permits that type of reuse.

通讯作者: 陈斌, bchen63@163.com

1.
沈阳化工大学材料科学与工程学院沈阳 110142

Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals

Corresponding author: Lei Zhao,

1. State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China

2. Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China

Received Date: 2016-01-05

Accepted Date: 2016-05-13

Available Online: 2016-11-05

Fund Project: Supported by Knowledge Innovation Program of the Chinese Academy of Sciences (KJCX2-YW-N27), CAS Center for Excellence in Particle Physics (CCEPP)

Abstract: High precision and large dynamic range measurement are required in the readout systems for the Water Cherenkov Detector Array (WCDA) in the Large High Altitude Air Shower Observatory (LHAASO). This paper presents a prototype of a 12-bit 40 MSPS Analog-to-Digital Converter (ADC) Application Specific Integrated Circuit (ASIC) designed for the readout of the LHAASO WCDA. Combining this ADC and the front-end ASIC finished in our previous work, high precision charge measurement can be achieved based on the digital peak detection method. This ADC is implemented based on a power-efficient Successive Approximation Register (SAR) architecture, which incorporates key parts such as a Capacitive Digital-to-Analog Converter (CDAC), dynamic comparator and asynchronous SAR control logic. The simulation results indicate that the Effective Number Of Bits (ENOB) with a sampling rate of 40 MSPS is better than 10 bits in an input frequency range below 20 MHz, while its core power consumption is 6.6 mW per channel. The above results are good enough for the readout requirements of the WCDA.

HTML

Reference (34)

Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals

Abstract：

References

Access

Article Metrics

Metrics

通讯作者: 陈斌, bchen63@163.com

Email This Article